## WORSKSHOP ON SYSTEM VERILOG

A value added course



Organized by
Digital VLSI Club
In Digital VLSI Laboratory
Using

SYNOPSYS°

JADAVPUR UNIVERSITY

188 RAJA SUBODH CHANDRA MALLICK ROAD

KOLKATA: - 700032

# WORKSHOP BASED ON SYSTEM VERILOG AND OOPS: -

## ✓ *Attendance Sheet:* -

12bibekdas@gmail.com	12bibekdas@gmail.com
Akash Bose	akashdep911@gmail.com
Akash Sk	ska6374@gmail.com
Amrita Chakrabarty	28amrita02@gmail.com
Anirban Gayen	anirban05.official@gmail.com
Apurba Sau	apurbasau707@gmail.com
Arpan Roy	royarpan317@gmail.com
Arya Pandit	aryapandit200408@gmail.com
Bijetri Chakraborty	bijetrichakraborty@gmail.com
Biswajit Ghosh	biswajeetghosh18@gmail.com
Debjyoti Pakray	debjyotipakray007@gmail.com
Gulshan poddar	gulshanpoddarresonance@gmail.c
Imon Ghosh	imonghosh321@gmail.com
Krishnarjun Mitra	krishnarjunmitra@gmail.com
Mainak Mukherjee	mukherjeemainak1979@gmail.com
Mohammad Hatif Osmani	md.hatifosmani15@gmail.com
Nabamita Bakshi	nabamita2000bakshi@gmail.com
Niladri Sekhar Mondal	niladrismondal8712@gmail.com
Olivia Gupta	gupta.olivia777@gmail.com
Oumi Mandal	oumimandal@gmail.com

Sinjita Gayen	sinjitagayen@gmail.com
SK MAHAMMAD ANISH	mahammadanish05@gmail.com
Sk sarfaraj uddin	sarfarajuddinsk9434@gmail.com
Soukarya Biswas	soukarya682@gmail.com
SOUMITRA CHAKRAVORTY	vuntai2000@gmail.com
Soumyadeep Dutta	soumyadeep962004@gmail.com
Soumyadeep kar	soumyadeepkar4002@gmail.com
Soumyadip Manna	soumyadipmanna2003@gmail.com
Soumyadip Mridha	soumyadipmridha648@gmail.com
Sourin Karmakar	sourin2210@outlook.com
Sreejan Bose	sreejanbose@gmail.com
Sreejita Deb	Debsreejita@gmail.com
Subha Bhattacharya	rimibhattacharya0@gmail.com
Subhadip Dey	subhadip2003dey@gmail.com
Subharthi Ray	subharthiinfo@gmail.com
Subhranil Ghoshal	ghoshalsubhranil@gmail.com
Sunetra	asksunetra@gmail.com
Suraj Kumar Shaw	surajkumarshaw629@gmail.com
Suraj Mohan Soren	suryaz777soren@gmail.com
Trideb Narayan Roy	narayanroytrideb@gmail.com

## ✓ *Images of the workshop : -*



#### Brief about the workshop: -

Delivered the lecture on System Verilog, OOPS and Data Structure and Algorithms. Also those who have not got the knowledge to use the tool they got the opportunity to learn.

#### Course module

The training module on SystemVerilog and Object-Oriented Programming (OOPs) is a pivotal addition to the standard curriculum, offering students a comprehensive understanding of cutting-edge technologies essential for modern engineering practices. SystemVerilog, a hardware description and verification language, enables students to delve into the intricacies of digital design and verification, equipping them with industry-relevant skills crucial in fields like VLSI design and FPGA development. Moreover, incorporating Object-Oriented Programming principles within SystemVerilog empowers students to leverage robust design methodologies, fostering code reusability, maintainability, and scalability. By integrating these advanced concepts into the curriculum, students not only gain proficiency in foundational engineering principles but also acquire practical expertise sought after by leading technology companies, thus enhancing their employability and paving the way for a successful career in the everevolving field of engineering.

#### Module 1: Introduction to SystemVerilog and OOPs

- Introduction to SystemVerilog and its role in digital design and verification.
- Basics of Object-Oriented Programming (OOPs) principles.
- Overview of Synopsys tools: VCS for simulation, Design Compiler for synthesis, and Formality for formal verification.

#### Module 2: SystemVerilog for Digital Design

- SystemVerilog data types, operators, and procedural blocks.
- RTL design using SystemVerilog constructs.
- Synthesis-friendly coding guidelines and optimization techniques.

#### Module 3: SystemVerilog for Verification

• Functional verification methodologies: Directed testing, Constrained Random Testing, and Coverage-driven verification.

#### Module 4: Advanced Topics in SystemVerilog

- SystemVerilog Assertions (SVA) for formal verification.
- Transaction-Level Modeling (TLM) for high-level verification.
- Introduction to DPI (Direct Programming Interface) for interfacing SystemVerilog with C/C++.

#### **Module 5: Integration with Synopsys Tools**

- Integrating SystemVerilog designs with Design Compiler for synthesis.
- Timing analysis and optimization using Design Compiler.
- Formal verification using Formality.

#### Trainers: -

- Rikta Pal (M.Tech in VLSI Design and Microelectronics Technology)
- Adway Paul (UG ETCE)
- Himanshu Shaw (UG ETCE)

Date :- 12<sup>th</sup> January 2024

Time :- 11:00 am to 4:30 pm

## Brochure image:-





# SYSTEM VERILOG WORKSHOP

MASTERING PHYSICAL DESIGN WITH SYSTEMVERILOG
- FROM FOUNDATIONS TO ADVANCED REALITIES
USING SYNOPSYS DESIGN TOOLS

### **Only for JU students**

Last date to apply: 12th Jan,2024

What will you learn:

- Basic concepts of SV
- Introduction to Oops
- Developing TB Components
- Hands-on Lab

SCAN TO REGISTER



Workshop Co-ordinators:
Adway Paul ETCE UG3
Himanshu Shaw ETCE UG3
Rikta Pal M. VLSI PG2

himushaw22@gmail.com

Saturday
20 JANUARY, 2024
11:00am-4:30pm
Digital VLSI Design Laboratory,
IC Centre ,Prayukti Bhavan



9038022946 / 8240384498