

VLSI GURU WORKSHOP

A value added course



In Digital VLSI Laboratory

Using

SYNOPSYS®

JADAVPUR UNIVERSITY

188 RAJA SUBODH CHANDRA MALLICK ROAD

KOLKATA: - 700032

❖ VLSI Guru Workshop :-

Name	Course
Rikta Pal	M.Tech in VLSI Design and Microelectronics Technology
Adway Paul	B.E in ETCE
Himanshu Shaw	B.E in ETCE
Subha Bhattacharya	B.E in EE
Ankit	B.E in IEE
Gulshan Poddar	B.E in IEE

Brief about the workshop :-

The VLSI Guru Workshop stands as a premier opportunity for participants to immerse themselves in an intensive exploration of VLSI design, emphasizing the utilization of Synopsys tools like Synplify Pro, VCS, and Verdi. Synplify Pro serves as a cornerstone for synthesis, enabling participants to delve deep into the process of transforming RTL descriptions into optimized gate-level representations suitable for implementation on silicon. Through hands-on exercises and guided tutorials, participants gain proficiency in harnessing Synplify Pro's advanced features for achieving design closure and maximizing performance. Complementing synthesis, VCS facilitates rigorous functional verification through robust simulation capabilities. Workshop attendees learn to create comprehensive testbenches, simulate complex designs, and analyze results using VCS, ensuring the reliability and correctness of their VLSI implementations. Additionally, Verdi emerges as an indispensable tool for debugging and visualization, empowering participants to navigate through intricate design hierarchies, trace signal paths, and identify and rectify potential issues efficiently. Beyond tool proficiency, the workshop

delves into the realm of sequential circuits, with a particular focus on Asynchronous FIFOs. Participants acquire a thorough understanding of asynchronous circuit design principles, exploring techniques for mitigating metastability and ensuring reliable data transfer in high-speed asynchronous communication systems. By combining theoretical insights with practical hands-on experience, the VLSI Guru Workshop equips participants with the skills and expertise necessary to excel in the dynamic field of VLSI design and verification.

The exploration of Asynchronous FIFO design utilizing Synopsys tools represents a significant value addition to the standard digital electronics syllabus. Asynchronous FIFOs play a pivotal role in modern digital systems, facilitating efficient and reliable data communication between asynchronous domains. Through hands-on exercises and guided tutorials, students not only grasp the fundamental principles of asynchronous circuit design but also develop proficiency in utilizing industry-standard tools for synthesis, simulation, and debug. This practical experience enhances students' readiness for tackling real-world engineering challenges in fields like VLSI design, FPGA development, and digital system design. Additionally, the incorporation of Asynchronous FIFO design using Synopsys tools broadens students' skill set, providing them with a competitive edge in the job market and preparing them for success in the ever-evolving realm of digital electronics and embedded systems.

Date :- 11th December to 15th December 2023

Time :- 9:30 am to 6:00 pm

Banner/ brochure image :-



The banner features a dark blue background with a circuit board pattern. At the top left are the logos for Synopsys (Silicon to Software) and VLSIGURU. The main title 'VLSI Physical design Workshop' is in large white font, with 'Register Today!' in teal below it. The dates 'Dec 11-15, 2023' are in white. A circular badge on the right says 'FREE WORKSHOP'. The bottom section is split into two columns: 'KEY BENEFITS' on the left and 'Eligibility Criteria' on the right. A teal-bordered box contains event details: Date, Time, Trainer, and Location. A QR code is provided for registration, and a 'Scan QR Code to Register' button is above it. The footer includes 'Contact Us' and contact information for training@vlsiguru.com and sara_trainingind@synopsys.com, along with a phone number +91-9986194191.

SYNOPSYS
Silicon to Software

VLSIGURU

VLSI Physical design Workshop

Register Today!

Dec 11-15, 2023

Join the 5-day student workshop on VLSI Physical design using Synopsys tool flow.

FREE WORKSHOP

KEY BENEFITS

- Exposure to Synopsys Tools used in Physical design
- Understanding ASIC Design Flow
- Synthesize RTL code with constraints
- Floor planning and Power planning
- Placement, CTS and Routing .
- Static Timing Analysis , DRC , LVS and DFM
- Daily **Hands-on Labs**
- **Certificate** of Workshop Completion from Synopsys and VLSIGuru to Showcase your New Skills

Eligibility Criteria

- Open to BTech 3rd year and 4th year students
- MTech students currently pursuing their degree

Date: Dec 11-15, 2023
Time: 9:30 AM - 6:00 PM
Trainer: Deepak, Physical design SME, VLSIGuru
Location: Online

Scan QR Code to Register



Contact Us

training@vlsiguru.com
sara_trainingind@synopsys.com

+91-9986194191

✓ Images of the certificates :-





[SL.NO.- 85958587]

CERTIFICATE OF TRAINING COMPLETION

This certifies that

Ankit

has successfully completed the training in
VLSI RTL Design & Verification Using Synopsys Tool

Period of Training From: 20-11-2023 To: 24-11-2023

During this period he has gained expertise on the following:



- Understanding ASIC Design Flow
- Design and Verify Asynchronous FIFO with Verilog
- Master Lint, CDC, and UPF Concepts
- Develop TB Components and Achieve Coverage.
- Set Up SV and UVM TB for Asynchronous FIFO
- Hands-on Labs

30-11-2023

Issue Date

Signature

VLSIGuru Training Institute, #25, 1st B Cross, Vijaya Bank Colony Extn., Horamavu, Bangalore-560045
Website: www.vlsiguru.com, Email: contact@vlsiguru.com



[SL.NO.- 85958619]

CERTIFICATE OF TRAINING COMPLETION

This certifies that

Himanshu Shaw

has successfully completed the training in
VLSI RTL Design & Verification Using Synopsys Tool

Period of Training From: 20-11-2023 To: 24-11-2023

During this period he has gained expertise on the following:



- Understanding ASIC Design Flow
- Design and Verify Asynchronous FIFO with Verilog
- Master Lint, CDC, and UPF Concepts
- Develop TB Components and Achieve Coverage.
- Set Up SV and UVM TB for Asynchronous FIFO
- Hands-on Labs

30-11-2023

Issue Date

Signature

VLSIGuru Training Institute, #25, 1st B Cross, Vijaya Bank Colony Extn., Horamavu, Bangalore-560045
Website: www.vlsiguru.com, Email: contact@vlsiguru.com



[SL.NO.- 85958882]

CERTIFICATE OF TRAINING COMPLETION

This certifies that

Adway Paul

has successfully completed the training in
VLSI RTL Design & Verification Using Synopsys Tool

Period of Training From: 20-11-2023 To: 24-11-2023

During this period he has gained expertise on the following:



- Understanding ASIC Design Flow
- Design and Verify Asynchronous FIFO with Verilog
- Master Lint, CDC, and UPF Concepts
- Develop TB Components and Achieve Coverage.
- Set Up SV and UVM TB for Asynchronous FIFO
- Hands-on Labs

30-11-2023

Issue Date

Signature

VLSIGuru Training Institute, #25, 1st B Cross, Vijaya Bank Colony Extn., Horamavu, Bangalore-560045
Website: www.vlsiguru.com, Email: contact@vlsiguru.com